

United States Patent and Trademark Office

UNITED STATES DEPARTMENT OF COMMERCE United States Patent and Trademark Office Address: COMMISSIONER FOR PATENTS P.O. Box 1450 Alexandria, Virginia 22313-1450 www.uspto.gov

APPLICATION NO.	FILING DATE	FIRST NAMED INVENTOR	ATTORNEY DOCKET NO.	CONFIRMATION NO.
09/993,387	11/16/2001	Jeffrey Raynor	00ED18852609	4936
27975	7590 11/22/2005		EXAMINER	
•	YER, DOPPELT, MILI	DANIELS, ANTHONY J		
1401 CITRUS CENTER 255 SOUTH ORANGE AVENUE P.O. BOX 3791			ART UNIT	PAPER NUMBER
ORLANDO,	FL 32802-3791		2615	

DATE MAILED: 11/22/2005

Please find below and/or attached an Office communication concerning this application or proceeding.

		Applic	ation No.	Applicant(s)	 			
Office Action Summary		09/99	3,387	RAYNOR ET AL.				
		Exami	iner	Art Unit				
		3	ny J. Daniels	2615				
Period fo	The MAILING DATE of this communic or Reply	ation appears on	the cover sheet w	vith the correspondence ac	ddress			
WHIC - External after - If NC - Failu Any	ORTENED STATUTORY PERIOD FO CHEVER IS LONGER, FROM THE MA nasions of time may be available under the provisions of SIX (6) MONTHS from the mailing date of this community period for reply is specified above, the maximum statue to reply within the set or extended period for reply within	ILING DATE OF 37 CFR 1.136(a). In n nication. tory period will apply ar II, by statute, cause the	THIS COMMUNI o event, however, may a nd will expire SIX (6) MO application to become A	CATION. reply be timely filed NTHS from the mailing date of this of BANDONED (35 U.S.C. § 133).	•			
Status								
1)⊠	Responsive to communication(s) filed	on 9/16/2005						
) This action i	is non-final.					
′=	Since this application is in condition for	•		ters, prosecution as to the	e merits is			
,	closed in accordance with the practice		•	· •				
Dispositi	on of Claims							
4)⊠	. 4)⊠ Claim(s) <u>11,13-30 and 32-40</u> is/are pending in the application.							
=	4a) Of the above claim(s) is/are withdrawn from consideration.							
5)	Claim(s) is/are allowed.							
6)⊠	☑ Claim(s) <u>11,13-30 and 32-40</u> is/are rejected.							
	Claim(s) is/are objected to.							
8)[Claim(s) are subject to restriction	on and/or election	on requirement.					
Applicati	on Papers							
9)[汉]	The specification is objected to by the	Examiner						
=	The drawing(s) filed on is/are: a		r b)☐ objected to	by the Examiner.				
,—	Applicant may not request that any objecti							
	Replacement drawing sheet(s) including the	_	•	• • •	FR 1.121(d).			
11)	The oath or declaration is objected to t			•	• •			
Priority ι	ınder 35 U.S.C. § 119							
-	Acknowledgment is made of a claim fo ☐ All b) ☐ Some * c) ☐ None of:	r foreign priority	under 35 U.S.C.	§ 119(a)-(d) or (f).				
a) _l	1.☐ Certified copies of the priority de	ncuments have t	heen received					
	2. Certified copies of the priority do			Annlication No				
	3. Copies of the certified copies of			· · · · · · · · · · · · · · · · · · ·	I Stane			
	application from the International			Treceived III (III3 Hadioliai	olage			
* 5	See the attached detailed Office action	•	• • • •	t received.				
			,					
Attachmen	t(s)							
	e of References Cited (PTO-892)			Summary (PTO-413)				
	e of Draftsperson's Patent Drawing Review (PTO mation Disclosure Statement(s) (PTO-1449 or P			(s)/Mail Date Informal Patent Application (PT	O-152)			
Pape	r No(s)/Mail Date	. 0.00100/	6) Other:		- · · ,			

Art Unit: 2615

Response to Amendment

1. The amendment, filed 9/16/2005, has been entered and made of record. Claims 11,13-30,32-40 are pending in the application.

2. The amended title does not overcome the examiner's objection. The following title is suggested: "Solid-State Imaging Device with Dedicated Single Pixel Readout Channels".

Information Disclosure Statement

3. The IDS listed under attorney docket no. 20053 has been withdrawn from consideration by the examiner.

Response to Arguments

4. Applicant's arguments filed 9/16/2005 have been fully considered but they are not persuasive. On p. 12 of the amendment, applicant asserts that the Lee et al. patent fails to provide a multiconductor signal bus connected between said array of pixels and said readout electronics, wherein each conductor in said multiconductor signal bus provides a readout channel dedicated to one pixel, because it requires addressing between the array of pixels and the readout electronics. The examiner respectfully disagrees with this statement. While it is true that a row is addressed, this does not mean that the Lee et al. does not meet the limitation. As seen in Figure 2a, there are four wires (multiconductor signal bus), and each wire is connected between one pixel and the readout electronics. Applicant further goes onto cite a passage from Lee et al. stating, "four parallel channels are thus implemented where 4 pixels from a selected row are

Art Unit: 2615

addressed and read out to 4 different circuit blocks." The examiner fails to see how this provides evidence of Lee et al. not anticipating the limitation. It is true that the row address "18" does address an entire row and does not provide a readout channel, but the examiner has not relied upon the row address signal line to be the readout channel. The wires connected to the pixels "1-4" are the readout channels.

Claim Rejections - 35 USC § 102

The following is a quotation of the appropriate paragraphs of 35 U.S.C. 102 that form the basis for the rejections under this section made in this Office action:

A person shall be entitled to a patent unless -

- (e) the invention was described in (1) an application for patent, published under section 122(b), by another filed in the United States before the invention by the applicant for patent or (2) a patent granted on an application for patent by another filed in the United States before the invention by the applicant for patent, except that an international application filed under the treaty defined in section 351(a) shall have the effects for purposes of this subsection of an application filed in the United States only if the international application designated the United States and was published under Article 21(2) of such treaty in the English language.
- 5. Claims 11,13-19,21-28,30,32-39 stand rejected under 35 U.S.C. 102(e) as being anticipated by Lee et al. (US # 6,466,265).

As to claim 11, Lee et al. teaches a solid state imaging device (Figure 2a) comprising: a two-dimensional array of pixels defining an image plane (Figure 2a, pixel array "10"); and readout electronics (Figure 2a, channels 1-4-column-address/signal-processing/output "11" – "14") comprising least one store circuit (Figure 5, capacitors "Cr" and "Cs" of the processing circuits "11" and "13"; Col. 5, Lines 36-46) laterally adjacent the image plane for reading signals therefrom (Figure 2a); and a multiconductor signal bus (Figure 2a, wires connected from the pixels "1" - "4" to the processing circuits "11" – "14"; {Examiner interprets multiconductor signal bus as seen in Figure 6 of the specification; a plurality of wires that connect respective

Art Unit: 2615

pixels to the readout electronics.}) connected between said array of pixels and said readout electronics (Figure 2a), wherein each conductor in said multiconductor signal bus provides a readout channel dedicated to one pixel (Figure 2a, wires connected between pixels "1-4").

As to claim 13, Lee et al. teaches a solid state imaging device according to claim 11, wherein each pixel (Figure 2a, pixels "1" – "4") comprises: a photosensitive diode (A photosensitive diode is inherent in the CMOS pixel array of Figure 2a.); and a switching circuit for resetting and discharging said diode (It is inherent in the CMOS pixel array of Figure 2a to have a switching circuit for discharging the diode (Col. 3, Lines 25-34), and it is also inherent for the switching circuit to reset the diode because of the CDS circuitry of the processing circuits "11" – "14" that requires the reset signal of the pixel.), said switching circuit consisting essentially of a first transistor for applying a reset pulse, and second transistor for connecting said diode to a conductor (It is inherent in CMOS imaging devices to use transistors to apply these reset pulses and to transferring the pixel charge to the readout conductor.) within said multiconductor signal bus (Figure 2a).

As to claim 14, Lee et al. teaches a solid state imaging device according to Claim 11, wherein said multiconductor signal bus comprises plurality of stacked conductors (Figure 2a, wires from pixels "3", "4"; {Examiner interprets stacked conductors as conductors that are located next to each other as seen in Figure 6 of the specification.}).

As to claim 15, Lee et al. teaches a solid state-imaging device according to Claim 11, wherein said readout electronics are laterally adjacent one side of the image plane (Figure 2a, processing circuits "13", "14" to the bottom of the pixel array "10").

Page 5

Art Unit: 2615

As to claim 16, Lee et al. teaches a solid state imaging device according to Claim 11, wherein said readout electronics are laterally adjacent two opposing sides the image plane (Figure 2a, processing circuits "11", "12" at the top of the pixel array "10"; processing circuits "13", "14" to the bottom of the pixel array '10").

As to claim 17, Lee et al. teaches a solid state-imaging device according to Claim 11, wherein all pixels of said array of pixels are reset simultaneously and are read out simultaneously (Col. 1, Lines 59-67, Col. 2, Lines 1-8; {It is inherent that the pixels can be reset simultaneously if they are read out simultaneously. \}).

As to claim 18, Lee et al. teaches a solid state imaging device according to Claim 11, wherein said at least one store circuit comprises plurality of store circuits (Figure 2a, Figure 5, capacitors "Cr" and "Cs" of processing circuit "11") with a store circuit corresponding to each pixel (Figure 2a, {The processing circuit "11" belonging to the pixel "1") and comprising: a first store circuit for storing a first reset value (Figure 5, capacitor "Cr"; Col. 5, Lines 36-43); and a second store circuit for storing a read out value (Figure 5, capacitor "Cs"; Col. 5, Lines 36-43), with the read out value of a given pixel being modified by the stored reset value that pixel (Col. 5, Lines 43-46; {The difference amplifier "93" of Figure 5 subtracts the reset value from the signal value.}).

As to claim 19, Lee et al. teaches a solid state imaging device according to Claim 18, wherein each store circuit further comprises: a third store circuit for storing a second reset value (Figure 2a, Figure 5, capacitor "Cr" of processing circuit "13" from pixel "3"), with a current reset value (Figure 2a, Figure 5, reset value on capacitor "Cr" of processing circuit "11") and a current read out value (Figure 2a, Figure 5, signal value on capacitor "Cs" of processing circuit

Art Unit: 2615

"11") being processed simultaneously based upon application a new reset pulse (It is inherent that these values are processed simultaneously when a new reset pulse is applied.).

As to claims 30,34-39, claims 30,34-39 are method claims corresponding to the apparatus claims 11,14-19, respectively. Therefore, claims 30,34-39 are analyzed and rejected as previously discussed with respect to the apparatus claims 11,14-19, respectively.

As to claim 21, Lee et al. teaches a solid state imaging device (Figure 2a) comprising: a two-dimensional array of pixels defining an image plane (Figure 2a, pixel array "10"), each pixel comprising a photosensitive diode (A photosensitive diode is inherent in the CMOS pixel array of Figure 2a.), switching circuit for resetting and discharging said diode (It is inherent in the CMOS pixel array of Figure 2a to have a switching circuit for discharging the diode (Col. 3, Lines 25-34), and it is also inherent for the switching circuit to reset the diode because of the CDS circuitry of the processing circuits "11" - "14" that requires the reset signal of the pixel.); a multiconductor signal bus connected to said array pixels (Figure 2a, wires connected from the pixels "1" - "4" to the processing circuits "11" - "14"; {Examiner interprets signal bus as seen in Figure 6 of the specification; a plurality of wires that connect respective pixels to the readout electronics.)), wherein each conductor in said multiconductor signal bus provides a readout channel dedicated to one pixel (Figure 2a, wires connected between pixels "1-4"); and readout electronics (Figure 2a, channels 1-4-column-address/signal-processing/output "11" - "14") comprising at least one store circuit (Figure 5, capacitors "Cr" and "Cs" of the processing circuits "11" and "13"; Col. 5, Lines 36-46) laterally adjacent the image plane and connected to the signal bus for reading signals from said array of pixels (Figure 2a).

As to claim 22, Lee et al. teaches a solid state imaging device according to Claim 21, wherein said signal bus comprises a multiconductor signal bus (Figure 2a, wires connected from the pixels "1" - "4" to the processing circuits "11" - "14"; {Examiner interprets multiconductor signal bus as seen in Figure 6 of the specification; a plurality of wires that connect respective pixels to the readout electronics.}); and wherein said switching circuit consisting essentially of a first transistor for applying a reset pulse, and second transistor for connecting said diode to a conductor (It is inherent in CMOS imaging devices to use transistors to apply these reset pulses and to transferring the pixel charge to the readout conductor.) within said multiconductor signal bus (Figure 2a).

As to claim 23-28, the limitations in claims 23-28 can be found in claims 14-19, respectively. Therefore, claims 23-28 are analyzed and rejected as previously discussed with respect to claims 14-19, respectively.

As to claim 32, Lee et al. teaches a method according to Claim 30, further comprising forming each pixel to have a photosensitive diode (A photosensitive diode is inherent in the CMOS pixel array of Figure 2a.), and a switching circuit connected thereto for resetting and discharging the diode (It is inherent in the CMOS pixel array of Figure 2a to have a switching circuit for discharging the diode (Col. 3, Lines 25-34), and it is also inherent for the switching circuit to reset the diode because of the CDS circuitry of the processing circuits "11" – "14" that requires the reset signal of the pixel.).

As to claim 33, Lee et al. teaches a method according to Claim 32, wherein the switching circuit consists essentially of a first transistor for applying a reset pulse, and second transistor for connecting said diode to a conductor (*It is inherent in CMOS imaging devices to use transistors*

Art Unit: 2615

to apply these reset pulses and to transferring the pixel charge to the readout conductor.) within said multiconductor signal bus (Figure 2a).

Claim Rejections - 35 USC § 103

This application currently names joint inventors. In considering patentability of the claims under 35 U.S.C. 103(a), the examiner presumes that the subject matter of the various claims was commonly owned at the time any inventions covered therein were made absent any evidence to the contrary. Applicant is advised of the obligation under 37 CFR 1.56 to point out the inventor and invention dates of each claim that was not commonly owned at the time a later invention was made in order for the examiner to consider the applicability of 35 U.S.C. 103(c) and potential 35 U.S.C. 102(e), (f) or (g) prior art under 35 U.S.C. 103(a).

The following is a quotation of 35 U.S.C. 103(a) which forms the basis for all obviousness rejections set forth in this Office action:

(a) A patent may not be obtained though the invention is not identically disclosed or described as set forth in section 102 of this title, if the differences between the subject matter sought to be patented and the prior art are such that the subject matter as a whole would have been obvious at the time the invention was made to a person having ordinary skill in the art to which said subject matter pertains. Patentability shall not be negatived by the manner in which the invention was made.

The factual inquiries set forth in *Graham* v. *John Deere Co.*, 383 U.S. 1, 148 USPQ 459 (1966), that are applied for establishing a background for determining obviousness under 35 U.S.C. 103(a) are summarized as follows:

- 1. Determining the scope and contents of the prior art.
- 2. Ascertaining the differences between the prior art and the claims at issue.
- 3. Resolving the level of ordinary skill in the pertinent art.
- 4. Considering objective evidence present in the application indicating obviousness or nonobviousness.

Art Unit: 2615

6. Claims 20,29,40 stand rejected under 35 U.S.C. 103(a) as being unpatentable over Lee et al. (see Patent Number above) in view of Decker et al. (US 20020154231).

As to claim 20, Lee et al. teaches a solid state imaging device according to Claim 19, wherein said readout electronics further comprises: a differential amplifier (Figure 5, difference amplifier "93") connected to said first, second and third store circuits (Figure 2a, Figure 2e, Figure 5). The claim differs from Lee et al. in that it further requires a reset circuit for placing said differential amplifier a common mode reset state prior to reading a signal.

In the same field of endeavor, Decker et al. teaches a CMOS imaging array (Figure 3) with readout electronics including a CDS circuit including a difference amplifier (Figure 7, amp "700") that is put into a common-mode state upon receiving a pulse signal at a transistor (Figure 7, transistor "M705"; \$\phi\$1; [0065], Lines 7-15). In light of the teaching of Decker et al., it would have been obvious to one of ordinary skill in the art to include the ability of the difference amplifier of Lee et al. to be put in a common-mode state thereby ensuring the correct difference between the signal values and reset values.

As to claim 29, the limitations of claim 29 can be found in claim 20. Therefore, claim 29 is analyzed and rejected as previously discussed with respect to claim 20.

As to claim 40, claim 40 is a method claim corresponding to the apparatus claim 20.

Therefore, claim 40 is analyzed and rejected as previously discussed with respect to claim 20.

Conclusion

7. **THIS ACTION IS MADE FINAL.** Applicant is reminded of the extension of time policy as set forth in 37 CFR 1.136(a).

Application/Control Number: 09/993,387

Art Unit: 2615

date of this final action.

A shortened statutory period for reply to this final action is set to expire THREE MONTHS from the mailing date of this action. In the event a first reply is filed within TWO MONTHS of the mailing date of this final action and the advisory action is not mailed until after the end of the THREE-MONTH shortened statutory period, then the shortened statutory period will expire on the date the advisory action is mailed, and any extension fee pursuant to 37 CFR 1.136(a) will be calculated from the mailing date of the advisory action. In no event, however, will the statutory period for reply expire later than SIX MONTHS from the mailing

Any inquiry concerning this communication or earlier communications from the examiner should be directed to Anthony J. Daniels whose telephone number is (571) 272-7362. The examiner can normally be reached on 8:00 A.M. - 4:30 P.M..

If attempts to reach the examiner by telephone are unsuccessful, the examiner's supervisor, Dave Ometz can be reached on (571) 272-7593. The fax phone number for the organization where this application or proceeding is assigned is 571-273-8300.

Information regarding the status of an application may be obtained from the Patent Application Information Retrieval (PAIR) system. Status information for published applications may be obtained from either Private PAIR or Public PAIR. Status information for unpublished applications is available through Private PAIR only. For more information about the PAIR system, see http://pair-direct.uspto.gov. Should you have questions on access to the Private PAIR system, contact the Electronic Business Center (EBC) at 866-217-9197 (toll-free).

AD

11/16/2005

DAVID E. OMETZ SUPERVISORY PATENT Page 10